烧录代码

2023-02-15  本文已影响0人  暮阳晨鼓
  1. Tools-Generate memory configuration file


    image.png
    image.png
    image.png
    image.png
    image.png
    image.png
    image.png
    image.png

BIVC #1 Error Conflicting Vcc voltages in bank 71. For example, the following two ports in this bank have conflicting VCCOs:
c0_ddr4_reset_n (LVCMOS12, requiring VCCO=1.200) and c0_ddr4_dq[16] (LVCMOS18, requiring VCCO=1.800)

BIVC #2 Error Conflicting Vcc voltages in bank 73. For example, the following two ports in this bank have conflicting VCCOs:
c0_ddr4_dqs_t[0] (DIFF_POD12_DCI, requiring VCCO=1.200) and c0_ddr4_dq[8] (LVCMOS18, requiring VCCO=1.800)
[DRC BIVC-1] Bank IO standard Vcc: Conflicting Vcc voltages in bank 73. For example, the following two ports in this bank have conflicting VCCOs:
c0_ddr4_dqs_t[0] (DIFF_POD12_DCI, requiring VCCO=1.200) and c0_ddr4_dq[9] (LVCMOS18, requiring VCCO=1.800)

正确:


image.png

错误:


image.png

正确:


image.png

错误:


image.png
上一篇 下一篇

猜你喜欢

热点阅读